LPT and SLPT Measurement Methods of Flat-Band Voltage (VFB) in MOS Devices, Journal of Telecommunications and Information Technology, 2009, nr 4 by Piskorski, Krzysztof & Przewłocki, Henryk M.
Paper LPT and SLPT Measurement
Methods of Flat-Band Voltage (VFB)
in MOS Devices
Krzysztof Piskorski and Henryk M. Przewłocki
Abstract— The photoelectric techniques are often used for the
measurements of metal oxide semiconductor (MOS) structure
parameters. These methods, which consist in illuminating the
MOS structure with a semitransparent metal gate by a UV
light beam, are often competitive for typical electric measure-
ments. The results obtained by different photoelectric meth-
ods are, in many cases, more accurate and reproducible than
the results of other measurements. The flat-band voltage VFB
is an important parameter of any MOS structure since its
value influences the threshold voltage VT , which decides for
example about power consumption of MOS transistors. One
of the methods to measure theVFB value is the electric method
of C(V ) characteristic. This method involves certain calcu-
lations and requires the knowledge about parameters of the
investigated sample. The accuracy of this method is rarely
better than ±100 mV (for higher doping of the substrates
the accuracy is worse). The other method of VFB value de-
termination, outlined in this article, is the photoelectric light
pulse technique (LPT) method. This method based on the idea
proposed by Yun is currently being optimized and verified ex-
perimentally.
Keywords— flat-band voltage, light pulse technique, MOS sys-
tem, photoelectric methods, scanned light pulse technique.
1. Introduction
The light pulse technique (LPT) and the scanning light
pulse technique (SLPT) are photoelectric methods used to
determine electrical parameters of metal oxide semiconduc-
tor (MOS) structures. In this article, determination of the
ﬂat-band voltage VFB of MOS structures using these two
methods will be discussed. The LPT method may be used
to determine the VFB value of the entire MOS device, while
the SLPT method allows determination of the distribution
of local VFB values over the gate area. In the latter case this
is done by scanning the gate area with a light beam of small
diameter (small in comparison with gate dimensions).
At present, the best results of LPT and SLPT measurements
are experimentally obtained making use of a digital lock-
in ampliﬁer. The DC signal u at the output of the lock-in
ampliﬁer is a function of the potentialVG applied to the gate
of the MOS device under investigation. This is illustrated
in Fig. 1(b), where the dependence of the signal u on the
gate voltage VG is shown. In Fig. 1(a) the capacitance-
voltage C(VG) curve of the same structure is shown for
comparison.
As will be shown later, the gate voltage VG at which u
changes sign is the ﬂat-band voltage of the MOS structure
under investigation. Hence, by adjusting gate voltage VG to
obtain u = 0 the VFB value can be determined. The main
diﬃculty in practical application of the LPT and SLPT mea-
surement methods results from the fact that the signal |u|
in the accumulation range is in most of the cases several
orders of magnitude smaller than in inversion and depletion
(as schematically shown in Fig. 1). Hence, very high sen-
sitivity of the measurement setup is required to correctly
determine the VG value corresponding to u = 0.
Fig. 1. (a) The C(VG) curve of a MOS device and (b) the
u = f (VG) characteristic of the same device. The VG value at
which u changes sign is the ﬂat-band voltage VFB.
The idea of using the LPT method to determine the ﬂat-
band voltage VFB was ﬁrst proposed by Yun [1]. Using the
oscilloscope, he observed the dependence of the current
pulses resulting from light pulses illuminating the MOS
device under investigation on the gate voltage VG. He cor-
rectly concluded, that by changing the gate bias VG from
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inversion and depletion towards accumulation of the MOS
structure, one observes diminishing current pulses that dis-
appear at VG = VFB. Incorrectly, however, he stated that at
VG values corresponding to accumulation, the MOS struc-
ture does not respond with any electrical signal to the ex-
citation by the light pulses.
A more rigorous and comprehensive treatment of the prob-
lems related with the LPT method of VFB determination
was given by Jakubowski and Krawczyk [2], [3]. These
authors proved, both theoretically and experimentally, that
the electrical signal with which the MOS structure responds
to the light pulses, changes sign at VG = VFB and that there
exists a ﬁnite and measurable electrical response of the
MOS structure in the state of accumulation. The polarity
of this response is opposite to the polarity observed in the
inversion and depletion ranges, as shown in Fig. 1.
The authors of [3] used the lock-in ampliﬁer in their exper-
imental work, which allowed them to obtain u(VG) charac-
teristics similar to the one shown in Fig. 1. However, they
did not try to take full advantage of this technique as a VFB
determination method.
It is the purpose of this work to improve the understanding
and the experimental implementation of this measurement
technique, to make it more sensitive, more precise and more
accurate than the commonly used method of C(VG) char-
acteristics.
2. Physical Background of the Method
Consider an MOS structure illuminated by a series of light
pulses as shown in Fig. 2(a). The photon energy of this
light hv should be larger that the band gap EG of the
semiconductor substrate (to generate electron-hole pairs),
but smaller than the barrier heights at gate-dielectric and
Fig. 2. (a) The intensity of photon ﬂux Φ0 versus time t and
(b) the current i versus time t.
dielectric-semiconductor interfaces (not to generate current
ﬂow across the dielectric).
As a result of such pulsed illumination, a series of current
pulses can be detected in the external circuit of the investi-
gated structure (Fig. 2(b)). The magnitude of these pulses
depends on the semiconductor surface potential φS and the
pulses disappear when φS = 0, as shown in [3].
Hence, by ﬁnding the dependence of the magnitude of
these current peaks on the gate bias VG one may ﬁnd the
ﬂat-band voltage value VFB, at which the current peaks
disappear.
Following [4] in Fig. 3 the movement of charges is illus-
trated in diﬀerent time intervals t = t1, t2, t3 and t4, marked
both in Figs. 2 and 3.
Fig. 3. Band diagrams of the MOS system for diﬀerent times
illustrating the current ﬂux at the dielectric-semiconductor inter-
face: (a) t = t1; (b) t = t2; (c) t = t3; (d) t = t4.
At t = t1, the light beam causes increased generation of
carriers in the semiconductor. The photo-generated elec-
trons may either recombine through the interface states, or
in the semiconductor bulk, or they may accumulate in the
potential well at the semiconductor-dielectric interface. At
the same time, the photo-generated holes can either recom-
bine with the electrons, at the interface or in the bulk, or
they can leave the semiconductor through the back contact,
causing current ﬂow in the external circuit and accumulate
in the MOS gate. After some time, electrons and holes are
accumulated on both sides of the dielectric, thus, increasing
the voltage drop in the dielectric. Such an increase of this
voltage drop must be balanced by a decrease of the semi-
conductor surface potential φS, which causes a decrease of
the width w of the space charge region at the semiconductor
surface. As a result, the carrier generation rate decreases,
leading to the situation in which the carrier generation is
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balanced by recombination and the current in the external
circuit disappears, as illustrated in Figs. 2 and 3(b) for
t = t2.
When illumination disappears, electrons accumulated at the
semiconductor surface are emitted into the semiconduc-
tor bulk where they recombine with the holes “returning”
from the gate through the external circuit, as illustrated in
Fig. 3(c). These “returning” holes create a negative current
pulse in the external circuit, as shown in Fig. 2, at t = t3.
This process continues until thermal equilibrium is reached
at the semiconductor surface, as illustrated in Fig. 3(d) and
the current in the external circuit disappears, as shown in
Fig. 2, at t = t4.
3. Calculation
of the u = f (VG) Characteristics
In an attempt to fully exploit the advantages of LPT and
SLPT methods of ﬂat-band voltage determination in MOS
structures we have developed a method which allows the
dependence of the DC signal u at the output of the lock-
in ampliﬁer to be calculated as a function of the potential
VG applied to the gate of the MOS structure under inves-
tigation. This method is based on the theory developed
in [2], [3].
The eﬀective light generation level is deﬁned as
ξ = ∆n
ni
=
∆ p
ni
, (1)
where: ∆n, ∆ p are the excess electron and hole concen-
trations generated by light and ni is the intrinsic concentra-
tion. As shown in [2], [3] the main parameters of MOS
structures under illumination (in quasi-equilibrium) may be
expressed by the same expressions that apply in equilibrium
if the Fermi potential uF =
qφF
kT is replaced by u
∗
F =
qφ∗F
kT ,
and the intrinsic concentration ni is replaced by n
∗
i , where:
u∗F =
1
2
ln ξ + e
uF
ξ + e−uF (2)
and
n∗i = ni
√(ξ + euF )(ξ + e−uF ). (3)
The DC signal at the output of lock-in ampliﬁer is propor-
tional to the diﬀerence ∆QS of the semiconductor surface
charge in equilibrium QS and under illumination Q∗S:
u ∼ ∆QS = QS −Q∗S, (4)
where QS is given by [5]
QS =
√
2kT εSi ε0 ni ·FS, (5)
which under illumination becomes:
Q∗S =
√
2kT εSi ε0 n∗i ·F
∗
S , (5a)
where: k – Boltzmann’s constant, T – absolute temperature,
εSi – relative electrical permittivity of the semiconductor,
ε0 – permittivity of free space and FS is the Kingston func-
tion, given by
FS =−
uS
|uS|
√
euF
(
e−uS + uS−1
)
+e−uF
(
euS −uS−1
)
, (6)
which under illumination becomes:
F∗S =−
u∗S
|u∗S|
√
eu
∗
F
(
e−u
∗
S + u∗S−1
)
+e−u
∗
F
(
eu
∗
S−u∗S−1
)
, (6a)
where: us is the normalized surface potential in equilib-
rium:
uS =
qφS
kT
, (7)
becoming:
u∗S =
qφ∗S
kT
(7a)
under illumination.
The gate voltage VG is the same when the MOS structure
is in equilibrium and when it is illuminated. In the case of
equilibrium, VG may be expressed as [5]
VG−VFB = φS − QSCI , (8)
which under illumination becomes:
VG−VFB = φ∗S −
Q∗S
CI
, (8a)
where: CI is the capacitance of the dielectric.
Since QS(Q∗S) are the functions of uS(u∗S) and φS(φ∗S ) given
above one may calculate φS, φ∗S , QS and Q∗S values for
any VG value, if the eﬀective light generation level ξ is
known. Hence, for any ξ value the ∆QS = f (VG) char-
acteristics may be calculated. These characteristics should
have the same shape as the experimental u = f (VG) char-
acteristics.
For given experimental conditions the value of ξ may be
determined by taking the C(VG) characteristics of the MOS
structure in the darkness, as well as, under illumination and
by calculating the u∗F value using the expression [2], [3]:
u∗F = uF
[
CINV
(
CI −C∗INV
)
C∗INV
(
CI −CINV
)
]2
, (9)
where: CINV , C∗INV are the inversion capacitance values in
the darkness and under illumination, respectively.
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Once the value of u∗F is known, ξ may be calculated using:
ξ = e−uF e
2uF − e2u
∗
F
e2u
∗
F −1
. (10)
The calculated u(VG) characteristics in inversion/depletion
and accumulation are presented in Figs. 4(a) and 4(b), re-
spectively. An ideal n-type MOS structure with the follow-
ing parameters: tOX = 63.2 nm, ND = 1.487 · 1015 cm−3,
CI = 5.4637 ·10−8 F/cm2 was assumed.
Fig. 4. Calculated ∆QS = f (VG) characteristics for diﬀerent ξ
values in: (a) inversion/depletion and (b) accumulation.
The inﬂuence of ξ on the calculated ∆Q (hence also on
the u signal) is much stronger in accumulation than in
inversion/depletion, as clearly seen in Fig. 4. The ratio
of the signal in accumulation to the signal in inversion
(|uaccu|/uinv) is shown in Fig. 5 as a function of ξ .
Hence, the ξ value may be directly determined from the
|uaccu|/uinv = f (ξ ) plot:
ξ = 10 mn
(
|uaccu|
uinv
) 1
n
, (11)
where: m, n are the parameters of the interpolation line
y = mx + n approximating the |uaccu|/uinv dependence.
Hence, having the measured u(VG) characteristics and com-
paring the |uaccu|/uinv ratio with the calculated depen-
Fig. 5. The ratio of |uaccu|/uinv for diﬀerent ξ . In the range of
1 to 104 the ratio shows the linear dependence of log |uaccu|/uinv
on log ξ .
dence of |uaccu|/uinv on ξ (for the same structure param-
eters) one may determine the eﬀective light generation
level ξ .
4. Implementation of the Measurement
Method
The measurement setup for the ﬂat-band voltage VFB deter-
mination is shown in Fig. 6. The light beam is chopped
and reﬂected onto the gate of MOS structure by the mirror.
Fig. 6. The measurement setup for the ﬂat-band VFB voltage
determination.
The measured signal a from the structure is detected by
a digital oscilloscope and a lock-in ampliﬁer, which allows
very small signals to be measured, even if they are below
the noise level. The reference signal b from the chopper
is also fed into the lock-in ampliﬁer. The output signal u
of the lock-in ampliﬁer is a product of a and b signals
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and cosine of the phase diﬀerence between these signals
(cos∆). Changing the phase of signal b allows the max-
imum value of the output signal (cos(0, 180◦) = 1) to be
obtained.
The comparison of the measured and calculated character-
istics is shown in Fig. 7. The parameters used in the cal-
culation model (ND = 1.354 · 1015 cm−3, tOX = 61.83 nm)
were determined by C(VG) measurements. The ξ value is
assumed to be 104. The measured u(VG) characteristics are
shifted along the horizontal axis so that the signal u reaches
zero at zero gate voltage.
Fig. 7. The comparison between measured and calculated u(VG)
characteristics.
The diﬀerences between both (measured and calculated)
characteristics are clearly seen, although the shape of these
curves is quite similar. The inaccuracies (e.g., diﬀerent
slope in depletion range, diﬀerent level in accumulation
and inversion ranges) are probably caused by the fact that
calculations were done assuming an ideal MOS structure,
by the errors in measuring the structure parameters and,
possibly, by the inaccuracy of the determination of the zero
level of the signal u.
5. Results
The measurements of u = f (VG) characteristics made
on dozens of MOS structures with diﬀerent parameters
(e.g., diﬀerent tOX , diﬀerent annealing time t(N2)) con-
ﬁrmed, that the photoelectric LPT method is a very promis-
ing technique of the ﬂat-band voltage VFB determination.
Numerous measurements made on the same structure show
excellent reproducibility. The spread of points, at which
u(VG) characteristics change sign (VFB values), is not
greater than ±5 mV in this case. The sensitivity of the
LPT method is very good. Due to the use of a lock-in
ampliﬁer high precision measurements of very small signal
values (∼ nV) in accumulation may be performed. Hence,
the LPT method seems to allow much more accurate VFB
determination than the method of C(VG) characteristics.
Despite many advantages of the LPT method the determi-
nation of its absolute accuracy is still problematic. In ac-
cordance with our present knowledge and assuming for the
moment, that all the measurements of u(VG) characteristics
are taken at the same temperature T , the u(VG) character-
istics taken at diﬀerent values of the light beam power P
should have one common point at which they intersect one
another. This point corresponds to φS = 0 and VG = VFB.
Hence, this point of intersection is expected to lie at the
u = 0 axis.
Fig. 8. (a) The u(VG) characteristics measured at diﬀerent light
power P and (b) VFB values shifted by 0.11 mV along vertical
axis as a function of light power.
Our measurement results show, however, that this “point”,
or rather a spot of ﬁnal dimensions, where the family of
u(VG) characteristics taken at diﬀerent P values is very nar-
row (< 200 mV), lies not at the u = 0 axis, but a little
(∼ 0.1 mV) above it. This may result in considerable dif-
ferences in VG values at which these characteristics intersect
the u = 0 axis. This eﬀect results probably from the zero-
ing accuracy of our lock-in ampliﬁer, which is insuﬃcient
for this application.
Therefore it is assumed further that the position of the min-
imum width of the band of u(VG) characteristics and not
the point of intersection with the u = 0 axis determines
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the VFB value. The fact that the u(VG) characteristics taken
over a wide range of light power P do not cross one an-
other at one point, but rather at a spot of ﬁnite dimensions,
may be explained by the diﬀerences of the temperature T
of the structure, resulting from illumination with diﬀerent
light beam power P.
The u(VG) characteristics measured at diﬀerent P are pre-
sented in Fig. 8(a). The inﬂuence of T on the VFB value is
illustrated in Fig. 8b, by the VFB versus P characteristics.
In Fig. 8(b) the amplitude (diﬀerence between highest and
lowest VFB values) is approximately equal to 160 mV. The
VFB value measured on the same MOS structure by C(VG)
characteristics method is equal to −0.955 V, so it is clearly
seen that in in the case of LPT photoelectric measurements
the VFB values obtained at diﬀerent power of light are more
negative than those obtained from the the C(VG) measure-
ments. Moreover a decreasing tendency of VFB = f (P) for
P > 0.75 mW is observed. This phenomenon may be ex-
plained by the increasing temperature caused by the high
power of the light beam illuminating the sample [6], [7].
Further investigations will be focused on detailed under-
standing of this problem.
Although, the absolute accuracy of the LPT method is not
satisfactory yet, the SLPT method which is a modiﬁcation
of the LPT method was used to measure local VFB values.
By scanning the gate area with a light beam of small di-
ameter the spatial distribution of the local VFB values may
be determined. Using this method a series of local VFB
values was determined along the diagonal of a square gate,
as shown in Fig. 9.
Fig. 9. One-dimensional distributions of local VFB values in
a MOS structure.
Although high absolute accuracy of each local VFB value,
represented by a point in Fig. 9, may not be guaranteed,
there is no doubt that the shape of the VFB distribution
over the gate area is correctly represented. This shape
of VFB distribution is not surprising taking into account
the previously determined distributions over the gate area
of the eﬀective contact potential diﬀerence φMS [8]–[11]
and of the barrier height EBG at the gate-dielectric in-
terface [12]–[15]. Local values of all these parameters
have “dome-like” distributions over gate areas of metal
gate MOS structures. It is our hypothesis that this shape
of distributions of electrical parameters is caused by the
non uniform distribution of the mechanical stress at the
metal-dielectric interface [16]–[20].
6. Conclusions
A new, high precision photoelectric measurement method
of the ﬂat-band VFB voltage in MOS structures is studied.
This method, called light pulse technique (LPT) consists in
illuminating a semitransparent gate of a MOS structure by
a series of light pulses and measuring the output current
signal which is a function of the potential VG applied to
the investigated structure. The magnitude of these current
pulses depends on semiconductor surface potential φS and
when φS = 0 the pulses disappear. This situation deﬁnes
the ﬂat-band state in semiconductor.
The measurement results of VFB values conﬁrmed that the
LPT method is characterized by a good precision and good
reproducibility. The problem of the absolute accuracy of
this method has not been solved yet and it is going to be
the main purpose of our further investigations.
The SLPT method which is a modiﬁcation of the LPT
method allows to the local values of VFB at diﬀerent points
over the gate of the MOS structure to be measured. It was
proved that, as expected, the VFB values have a character-
istic dome-like distribution over the gate area. This shape
is similar to those of φMS and EBG distributions measured
previously and is characterized by the highest values in the
middle of the gate and lower values at the gate corners.
It is our hypothesis that the mechanical stress existing in
the oxide under the metal gate has a dominant inﬂuence
on the shape of the distribution of the above mentioned
electrical parameters.
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